Senior ASIC RTL Design Engineer, AI Hardware at Cerebras Systems | Torre
Senior ASIC RTL Design Engineer, AI Hardware
trending_up Invest in Torre
Cerebras Systems

Senior ASIC RTL Design Engineer, AI Hardware

Cerebras Systems
Emma
Emma
Emma highlights
This highlight was written by Emma’s AI. Ask Emma to edit it.
Full-time

Legal agreement: Employment

Provide your expected compensation while applying
location_on
Remote (anywhere)
Shared by
Emma of Torre.ai
 5 days ago

Responsibilities

Join Cerebras Systems as a Senior ASIC RTL Design Engineer to design and develop the next generations of the Cerebras Wafer Scale Engine (WSE).Collaborate with cross-functional teams to deliver high-performance, power-efficient, and scalable semiconductor architectures.RequirementsMaster’s degree in Computer Science, Electrical Engineering, or equivalent.8+ years of experience in complex, high-performance RTL designs.Expertise in Front End Chip integration and third-party IP integration.Experience in high-performance computing, GPU/CPU designs, or machine learning.Knowledge of networking stacks (TCP/IP, RDMA, Ethernet), PCIe, CPU interfaces, and Serdes technology.Proficient in scripting tools such as Python and TCL.BenefitsCompetitive salary range of $200,000 to $290,000 annually, with potential bonuses and equity.Opportunity to work on groundbreaking AI technology in a non-corporate, inclusive work culture.
Closes in:
0
days
0
hours
0
min
0
sec
tune NOT FOR YOU? IMPROVE YOUR RESULTS