ASIC Design Verification (DV) Engineer – UVM / PCIe / UCIe / Ethernet at E-Solutions Inc. | Torre
ASIC Design Verification (DV) Engineer – UVM / PCIe / UCIe / Ethernet
Report
E-Solutions Inc.

ASIC Design Verification (DV) Engineer – UVM / PCIe / UCIe / Ethernet

E-Solutions Inc.
Emma
Emma
Emma highlights
This highlight was written by Emma’s AI. Ask Emma to edit it.
Freelance
Recurrent

USD75.4K - 100K/year

~COP150M - 200M/year

+ Equity

+ Bonuses

location_on
Remote (for Canada residents)
Match
skeleton-gauges
You have opted out of job matches in .
To undo this, go to the 'Skills and Interests' section of your preferences.
Review preferences
Shared by
Juan Fernando Domínguez
 about 7 hours ago

Requirements and responsibilities

We're looking for an ASIC Design Verification Engineer with strong expertise in SystemVerilog, UVM, PCIe, UCIe 2.0, Ethernet Protocol Verification, Functional Verification, Coverage Closure, and ASIC DV. Experience with Switch/NIC ASIC verification is highly preferred.Hiring: ASIC Design Verification (DV) Engineer – UVM / PCIe / UCIe / EthernetStrong expertise in SystemVerilogUVMPCIeUCIe 2.0Ethernet Protocol VerificationFunctional VerificationCoverage ClosureASIC DVExperience with Switch/NIC ASIC verification (highly preferred)Candidates: Must be based in Canada (No USA, LATAM, or other locations)Employment: ContractExperience: 5+ Years
Closes in:
0
days
0
hours
0
min
0
sec
tune NOT FOR YOU? IMPROVE YOUR RESULTS